Jump to content

UVM SystemVerilog Discussions

Use this forum when your question is about SystemVerilog language issues in the context of UVM. These can be about how to use a language feature is user code with the UVM or about language usage inside the UVM BCL.

596 topics in this forum

  1. Array of covergroup wrapper objects. Problems.

    By ljepson74,   
    • 1 reply
    • 3k views

  2. Consequence of not to be an "assignment-like context"

    By Thomas Kruse,
    • 0 replies
    • 544 views

  3. "uvm sequence library" vs "virtual sequence"

    By Nadun,   
    • 1 reply
    • 1.2k views

  4. CAN bus verification

    By Sachin0509,
    • 0 replies
    • 597 views

  5. $system() function return value OR Setting a random sim seed within SystemVerilog code using wallclock time.

    By ljepson74,   
    • 8 replies
    • 4.3k views

  6. SeqA |-> SeqA may not happen again before the first of SeqB or SeqC

    By ljepson74,   
    • 0 replies
    • 514 views

  7. “dist”. Can a value_range be a list in a randomization distribution?

    By ljepson74,   
    • 0 replies
    • 1.6k views

  8. SVA: implication vs. sequence. implication and delay.

    By ljepson74,   
    • 0 replies
    • 702 views

  9. randomize() with inside syntax

    By ljepson74,   
    • 4 replies
    • 49.1k views

  10. Constraint across properties of array of objects

    By ljepson74,   
    • 5 replies
    • 2.1k views

  11. UVM : transaction class and sequence_item class

    By Vinod_V,   
    • 0 replies
    • 823 views

  12. Explicit Prediction of Unmapped Registers

    By Henry,
    • 4 replies
    • 1.5k views

  13. Need help on agent architecture

    By santhosh2020,
    • 1 reply
    • 515 views

  14. Check if string is 'inside' an enum

    By ljepson74,   
    • 4 replies
    • 4k views

  15. Determining change in signals

    By Nimesh,   
    • 1 reply
    • 2.6k views

  16. Use of wait statement

    By Nimesh,   
    • 2 replies
    • 3.9k views

  17. Transaction Logging

    By Nimesh,   
    • 1 reply
    • 1.4k views

  18. Covergroup instance issue - system verilog coverage

    By smitgovani,
    • 1 reply
    • 1.9k views

  19. UVM_WARNING to stop simulation

    By bjoernohlau,
    • 3 replies
    • 879 views

  20. OSPI Register Model (unmapped register and non-register access)

    By Henry,
    • 4 replies
    • 1.1k views

  21. uvm_field_macros

    By kapil705,   
    • 1 reply
    • 1.7k views

  22. UVM RAL uvm_mem 8 bits wide memories mapped into map with 32 bits word

    By KristinaD,   
    • 0 replies
    • 841 views

  23. SV-DPI and co-routine

    By Robert.g.Liu,
    • 0 replies
    • 793 views

  24. Erroneous buffer size comparison in uvm_sequencer_param_base.svh

    By Bas Arts,
    • 0 replies
    • 499 views

  25. [REG_PREDICT_COLLISION] Collision detected for register ...

    By Ryan100,
    • 1 reply
    • 2.1k views
×
×
  • Create New...