Jump to content

UVM SystemVerilog Discussions

Use this forum when your question is about SystemVerilog language issues in the context of UVM. These can be about how to use a language feature is user code with the UVM or about language usage inside the UVM BCL.

519 topics in this forum

  1. uvm_field_macros

    By kapil705,   
    • 1 reply
    • 21 views

  2. UVM RAL uvm_mem 8 bits wide memories mapped into map with 32 bits word

    By KristinaD,   
    • 0 replies
    • 67 views

  3. SV-DPI and co-routine

    By Robert.g.Liu,
    • 0 replies
    • 56 views

  4. Erroneous buffer size comparison in uvm_sequencer_param_base.svh

    By basarts,
    • 0 replies
    • 55 views

  5. [REG_PREDICT_COLLISION] Collision detected for register ...

    By Ryan100,
    • 1 reply
    • 151 views

  6. uvm_reg_field.get_access() method returns wrong value

    By Petr Kobiersky,
    • 1 reply
    • 106 views

  7. how to unpack payload?

    By swapnilm,
    • 12 replies
    • 13,117 views

  8. AHB , bus2reg , reg2bus in hrdata & hwdata

    By soleshka,
    • 1 reply
    • 119 views

  9. constraint dist 'others'

    By ljepson74,   
    • 3 replies
    • 1,005 views

  10. UVM_FATAL Errors

    By Hash,
    • 7 replies
    • 8,376 views

  11. UVM RAL implementation methodology for large designs

    By rgarciaf071,   
    • 1 reply
    • 280 views

  12. Unresolved reference to 'create_item' in $root.create_item !!!!

    By qinhailiang,
    • 2 replies
    • 3,431 views

  13. How can I print out Logs left-aligned?

    By karlzhao,
    • 2 replies
    • 1,849 views

  14. Possible bug: UVM 1.2,IEEE: uvm_transaction.svh, etc.

    By kaushalmodi,   
    • 2 replies
    • 542 views

  15. Volatile bit set for RO registers

    By Narendra,
    • 0 replies
    • 151 views

  16. monitor output is delayed due to run_phase ordering

    By Khushi,
    • 1 reply
    • 524 views

  17. Do we need to use two monitors one each for input and output

    By Khushi,
    • 1 reply
    • 361 views

  18. UVM phase jumping to extract phase

    By sharvil111,   
    • 1 reply
    • 1,551 views

  19. Cause of UVM Timeout

    By sas73,
    • 3 replies
    • 246 views

  20. drive same sequence to multiple driver

    By Khushi,
    • 2 replies
    • 489 views

  21. unsuccessful factory override

    By ori,
    • 2 replies
    • 205 views

  22. Alternate Scoreboarding approach

    By svuvmuser,   
    • 1 reply
    • 712 views

  23. End of test in UVM-1.2

    By asic_bg,
    • 0 replies
    • 739 views

  24. Behavior of uvm_sequence_base::kill method

    By Taichi Ishitani,
    • 0 replies
    • 152 views

  25. Returning event from virtual function

    By DanaL,
    • 1 reply
    • 227 views
×
×
  • Create New...