Search the Community
Showing results for tags 'sv'.
Found 5 results
-
1. what are the preloaded methods use to load into memory, please mention preloaded methods? 2. When and How to Load C binary file or image into memory?3. After loaded C binary file or image, How execution happens backside from SV to C vice versa ?Please give me idea or link or document related to above? -
1. At what scenario we can use out of order and outstanding transaction, please explain with example?2.. please give me example, How to develop reference model for out of order AXI Transactions?Could you please give me an idea or a link or document to clear up the above queries?
-
To All Design and DV Engineers! Xilinx Vivado 2020.1 Supports UVM 1.2 and many features of Systemverliog. It supports the same in WebPack (Freeware) Version. There are some limitations on side of assertion cover properties but rest it compile complete SV and UVM including constraints and randomization. Learning UVM without hands-on is difficult. I believe this is opportunity for students, engineers and hobbyists to skill up without relying on paid or online tools as now you can run UVM on your system. For getting started, even though there are many UVM generators, I believe the starters need simple easy to use UVM generator tool. I found the ones available online like Easier UVM or UVMF quite difficult to use and even interact with. I developed a open-source tool "tbengy" to generate a UVM TB and Makefile that will readily get you started and will run on Vivado Simulator. You can read the instructions on https://github.com/prasadp4009/tbengy Hope it helps you all! -
What is the meaning of following "module (design) can not call task/function inside a program block. But a program can call task/function inside module (design)" Please explain it!! Thanks
-
What is constraint solver in SV? What is the meaning of statement if we say that "SV is having powerful constraint solver"?
