Jump to content

How memory interaction between C Language in SV or UVM

Recommended Posts

  • 1 year later...

there are 2 ways on how interaction happens between SV and C  .

1 . Pin based - where one of the  CPU GPO bit is set from C tests  , SV test will be polling for the that GPO bit to go high . once that GPO bit is set , SV tests part will execute . later .At the end of the SV test , it will another GPO bit , for which C test will be polling . 

2 . Blocking statements(Some pattern in memory ) - Polling for some pattern and once that pattern is received , SV test will execute  .

Link to comment
Share on other sites

Join the conversation

You can post now and register later. If you have an account, sign in now to post with your account.
Note: Your post will require moderator approval before it will be visible.

Reply to this topic...

×   Pasted as rich text.   Paste as plain text instead

  Only 75 emoji are allowed.

×   Your link has been automatically embedded.   Display as a link instead

×   Your previous content has been restored.   Clear editor

×   You cannot paste images directly. Upload or insert images from URL.

  • Create New...