Jump to content

UVM (Pre-IEEE) Methodology and BCL Forum

Forum for posting questions about the pre-IEEE UVM library and its application to verification environments. 

944 topics in this forum

  1. Problem about model in uvm_reg_sequence

    By mrforever,   
    • 2 replies
    • 1.8k views

  2. regarding objections

    By swathi92,
    • 1 reply
    • 872 views

  3. uvm_tlm_analysis_fifo issue

    By karandeep963,   
    • 7 replies
    • 2.7k views

  4. RAL Multiple Sequence

    By hvgbl,
    • 1 reply
    • 1k views

  5. uvm_config_db#(...) - Difference between set(null, "*", ...); -vs- set(uvm_root::get(), "*", ...); ??

    By cliffc,   
    • 1 reply
    • 9.8k views

  6. $sformatf

    By hvgbl,   
    • 3 replies
    • 11.9k views

  7. How to do multiple writes using uvm_hdl_force

    By qwerty,
    • 5 replies
    • 2.1k views

  8. How to override set_timeout

    By karandeep963,   
    • 3 replies
    • 2.4k views

  9. initialization sequence question

    By twk1156,
    • 9 replies
    • 2.1k views

  10. print() options

    By swathi92,
    • 1 reply
    • 841 views

  11. Using $display in UVM

    By cliffc,   
    • 6 replies
    • 2.5k views

  12. UVM reg model access policy of registers

    By qwerty,
    • 3 replies
    • 2.9k views

  13. UVM reg model mask

    By qwerty,
    • 10 replies
    • 8.7k views

  14. Channelized interface agent

    By ddayan,
    • 0 replies
    • 874 views

  15. Phase jump does not work as expected when multiple phases are running in parallel in different schedules.

    By mehtad,   
    • 1 reply
    • 1.4k views

  16. phase jumping happens for all active phases separately even if they belong to same domain.

    By mehtad,   
    • 3 replies
    • 2.4k views

  17. How to uvm_config_db to set parameter based interface down to my env?

    By hugemx830202,
    • 9 replies
    • 14.2k views

  18. override UVM phase?

    By jleng,
    • 2 replies
    • 2.4k views

  19. Generic Payload Vs PROTOCOL specific packets/seq_items in UVM env

    By karandeep963,
    • 1 reply
    • 1.6k views

  20. uvm_reg_map get_reg_by_offset() is misleading

    By tudor.timi,   
    • 0 replies
    • 7.1k views

  21. can we use callback in other class than driver class or monitor or scorboard

    By gauravkumar,   
    • 1 reply
    • 1k views

  22. extending uvm_cmdline_processor - problem

    By ljepson74,   
    • 2 replies
    • 2.7k views

  23. run_test override

    By mayuracc,   
    • 4 replies
    • 2.7k views

  24. UVM_REG : override some addresses of old register model with another register model.

    By Attaluri,   
    • 4 replies
    • 3.4k views

  25. Waiting for clocks in sequence

    By gaurav_brcm,
    • 2 replies
    • 2.3k views
×
×
  • Create New...