Jump to content

UVM (Pre-IEEE) Methodology and BCL Forum

Forum for posting questions about the pre-IEEE UVM library and its application to verification environments. 

934 topics in this forum

  1. How to report bugs and enhancement requests for UVM

    By Tom_Alsop,
    • 3 replies
    • 4,883 views

  2. uvm_comparer::compare_field_int() False Pass with size

    By aelms,
    • 1 reply
    • 480 views

  3. UVM Reg Model: access register error using bitbash seq because of predictor

    By Chris Le,
    • 3 replies
    • 1,146 views

  4. Not able to configure thru +uvm_set_config_int:

    By kamboj,
    • 9 replies
    • 8,155 views

  5. get_starting_phase() vs starting seq with uvm_config_db

    By DV-E,
    • 0 replies
    • 252 views

  6. Address Map as submap to multiple address maps

    By Anil Kumar,   
    • 2 replies
    • 443 views

  7. set_type_override and set_inst_override usage inconsistency

    By chintanm86,
    • 2 replies
    • 664 views

  8. User defines frontdoor sequence can't support simultaneous accesses

    By ddayan14,
    • 10 replies
    • 1,730 views

  9. UVM factory usage recommendation inconsistent with base class implementation.

    By aelms,
    • 0 replies
    • 387 views

  10. Starting sequences on null sequencer?

    By cliffc,   
    • 8 replies
    • 7,797 views

  11. What is the proper way to trigger something when a uvm_reg field is written?

    By dwikle,
    • 7 replies
    • 16,115 views

  12. How to send sequence instead of stream of sequence_item?

    By soloist_huaxin,
    • 0 replies
    • 360 views

  13. cloning a register

    By assafgedalia,
    • 4 replies
    • 1,730 views

  14. uvm_object::set_int_local for static integer array

    By Robert.g.Liu,
    • 1 reply
    • 651 views

  15. Enabling inbuilt UVM RAL coverage sampling

    By gaurav_brcm,
    • 3 replies
    • 3,236 views

  16. Two sequences getting sequencer.lock grant in the same simulation cycle

    By b0rna,   
    • 0 replies
    • 851 views

  17. UVM print with array objects

    By mwhite_cp,
    • 7 replies
    • 7,232 views

  18. UVM register model: Field access and bus2reg

    By joniale,   
    • 2 replies
    • 2,269 views

  19. UVM register access with multiple masters to same register model

    By qwerty,
    • 3 replies
    • 1,092 views

  20. How to set a virtual interface of a VIP from SoC tb top

    By rudra2255,   
    • 0 replies
    • 851 views

  21. uvm_mem depth configuration

    By qwerty,
    • 1 reply
    • 697 views

  22. What would be the strategy to verify

    By karandeep963,
    • 1 reply
    • 818 views

  23. issues about Construction a verification environment for specific modules

    By thanhvanchi,
    • 1 reply
    • 862 views

  24. Instance override RAL adapter transaction objects?

    By kaushalmodi,   
    • 7 replies
    • 1,289 views

  25. Problem about Setting UVM severity

    By thanhvanchi,
    • 1 reply
    • 1,086 views
×
×
  • Create New...