uvm reg limitation

[qwerty]

Hi,

 

I there a limitation to the number of registers that can be handled by uvm register model?

if yes, whats the count.

 

QW

[tudor.timi]

I don't think there is any hard limitation in place. You just instantiate as many registers as you want. There are no fixed size arrays for the registers to go into. You are, probably, limited by the hardware you're simulating on (i.e. memory), but this has nothing to do with UVM RAL itself.

[David Black]

Correct

[uwes]

hi,

 

there should be no limitations affecting you. there might be simulator limitations (size of arrays etc.) but even those are far away. the typical bounds for the register model are defined by the number of types (registers, registerfiles,...) and instances for compile/elab/simulation. these are soft (=handling) bounds (memory+time) rather then implementation bounds.

 

/uwe