Jump to content

UVM Simulator Specific Issues

Use this forum to discuss tool-specific usage and flow issues.

Followers 9

175 topics in this forum

  1. Geting started error on Cadence (Multiple packages)

    By EugenueY,
    • 6 replies
    • 9.5k views

  2. VCS run option to use random seed?

    By ljepson74,
    • 1 reply
    • 103 views

  3. VCS 2019.06 strong and weak support

    By ljepson74,
    • 4 replies
    • 141 views

  4. Free systemverilog/uvm simulator for small amounts of code exists?

    By ljepson74,   
    • 13 replies
    • 21.3k views

  5. Where to download questasim-gcc-4.2.1-mingw32vc9.zip from?

    By swapnilm,
    • 6 replies
    • 5.2k views

  6. uvm hdl force and simulator optimization

    By wwen,
    • 0 replies
    • 143 views

  7. savl

    By SVv,
    • 2 replies
    • 188 views

  8. SystemVerilog/UVM linting - what tools exist ?

    By ljepson74,   
    • 5 replies
    • 4.1k views

  9. Failed to find 'create_item' in hierarchical name /create_item !!!

    By qinhailiang,
    • 1 reply
    • 3.1k views

  10. How can I record the transaction of UVM by irun?

    By u24c02,
    • 0 replies
    • 966 views

  11. BKM - Using Cadence Incisive with UVM?

    By cliffc,
    • 3 replies
    • 9k views

  12. uvm-1.2 example compile error

    By u24c02,
    • 1 reply
    • 1.3k views

  13. How can I dump waveform using irun uder UVM environment?

    By u24c02,
    • 0 replies
    • 546 views

  14. UVM-ML connecting SystemC ports

    By Khushi,
    • 0 replies
    • 408 views

  15. Changes in generic paylod are not reflected in UVM side

    By Khushi,
    • 0 replies
    • 295 views

  16. VCS UVM_TESTNAME compile once simulate multiple in same directory

    By mooredan,
    • 0 replies
    • 1.3k views

  17. Connect interface to dut

    By fbochud,
    • 7 replies
    • 8.4k views

  18. How do I make multiple burst on systemverilog?

    By u24c02,
    • 0 replies
    • 857 views

  19. how does a variable to be decided it's value without it's initialize in systemverilog?

    By u24c02,
    • 0 replies
    • 482 views

  20. Unrecognized system task or function: $cdn_ahb_access

    By u24c02,
    • 2 replies
    • 856 views

  21. ERROR IN NCSIM Simulation -E,CUVMUR

    By Venkatesh,
    • 1 reply
    • 6.7k views

  22. vpi_user.h : file or directory not found

    By lucaspeixotot,   
    • 1 reply
    • 2.4k views

  23. unexpected behavior of incisiv with disable in for loop

    By shubham_dce,   
    • 2 replies
    • 847 views

  24. VCS implementation of register bitbash sequence

    By chethandn,   
    • 0 replies
    • 2.4k views

  25. UVM-Connect 2.3.0 Example Not Compiling for me

    By mingchu,   
    • 0 replies
    • 1k views
×
×
  • Create New...