Jump to content

UVM Simulator Specific Issues

Use this forum to discuss tool-specific usage and flow issues.

182 topics in this forum

  1. problem when simulating a project in VHDL assistant to questa

    By enriqueflorido37,
    • 0 replies
    • 44 views

  2. Questiom

    By enriqueflorido37,
    • 1 reply
    • 84 views

  3. IES + AXI UVC + UVM_REG question about blocking write operation

    By yyn,
    • 6 replies
    • 8.3k views

  4. UVM1.2 with modelsim 2021.4

    By chirowuvm,
    • 1 reply
    • 1.3k views

  5. UVM in Python

    By Ameen Raza Khan,   
    • 0 replies
    • 592 views

  6. Error: Null Object access

    By Meghana K,
    • 1 reply
    • 1.6k views

  7. Error: Cross-module reference resolution error

    By Abdul Razak H S,
    • 0 replies
    • 3.4k views

  8. Geting started error on Cadence (Multiple packages)

    By EugenueY,
    • 7 replies
    • 15.1k views

  9. Fatal Error: ELAB2_0036 Unresolved hierarchical reference to "me.new.this" from module "\package uvm_1_2.uvm_pkg\

    By nasirkhanpak25,
    • 0 replies
    • 831 views

  10. Synopsys VCS: Compilation Error when running example from UVM1.0 package

    By Jay,
    • 2 replies
    • 15.7k views

  11. VCS run option to use random seed?

    By ljepson74,
    • 2 replies
    • 9k views

  12. VCS 2019.06 strong and weak support

    By ljepson74,
    • 4 replies
    • 4.1k views

  13. Free systemverilog/uvm simulator for small amounts of code exists?

    By ljepson74,   
    • 13 replies
    • 27.1k views

  14. Where to download questasim-gcc-4.2.1-mingw32vc9.zip from?

    By swapnilm,
    • 6 replies
    • 7.1k views

  15. uvm hdl force and simulator optimization

    By wwen,
    • 0 replies
    • 1.4k views

  16. savl

    By SVv,
    • 2 replies
    • 1.7k views

  17. SystemVerilog/UVM linting - what tools exist ?

    By ljepson74,   
    • 5 replies
    • 6.3k views

  18. Failed to find 'create_item' in hierarchical name /create_item !!!

    By qinhailiang,
    • 1 reply
    • 4.3k views

  19. How can I record the transaction of UVM by irun?

    By u24c02,
    • 0 replies
    • 3k views

  20. BKM - Using Cadence Incisive with UVM?

    By cliffc,
    • 3 replies
    • 11.9k views

  21. uvm-1.2 example compile error

    By u24c02,
    • 1 reply
    • 5.3k views

  22. How can I dump waveform using irun uder UVM environment?

    By u24c02,
    • 0 replies
    • 1.4k views

  23. UVM-ML connecting SystemC ports

    By Khushi,
    • 0 replies
    • 1.2k views

  24. Changes in generic paylod are not reflected in UVM side

    By Khushi,
    • 0 replies
    • 885 views

  25. VCS UVM_TESTNAME compile once simulate multiple in same directory

    By mooredan,
    • 0 replies
    • 4k views
×
×
  • Create New...