ljepson74 Posted May 30, 2013 Report Share Posted May 30, 2013 Is there any free systemverilog simulator (w/ UVM support) for small amounts of code? i.e. perhaps a vendor offers the license for free, to hook newbies and students, restricting them to less than 1000 lines of code or something? Quote Link to comment Share on other sites More sharing options...
Join the conversation
You can post now and register later. If you have an account, sign in now to post with your account.
Note: Your post will require moderator approval before it will be visible.