Jump to content

rgarciaf071

Members
  • Content Count

    3
  • Joined

  • Last visited

  • Days Won

    1

rgarciaf071 last won the day on May 31

rgarciaf071 had the most liked content!

About rgarciaf071

  • Rank
    Member

Recent Profile Visitors

The recent visitors block is disabled and is not being shown to other users.

  1. Since it seems this is not a interesting topic just in case someone is looking for information I came across these papers http://www.verilab.com/files/litterick_register_final.pdf basically claims that factory registration of registers should be avoided to get better performance results Common issues and pitfalls
  2. Hello, I was wondering if are there any resources (papers, blogs, posts, best practices) about methodologies to implement UVM RAL for "large" designs (>100K registers and 50K rams)? I tried to do some research online but most of the results never cover "large" designs. I have experience using RAL and doing some customisation to make it work in a particular environment (callbacks, maps, defining specialised registers, sequences) but most of them were "little" (1K regs and 100 rams) I'm interested on any information about aspects such as: Reg model re-usability and portab
  3. I was wondering if there is up to this date any linter for UVM / SV non-RTL code besides verissimo it seems Cadence's HAL is not supporting several non-RTL constructs -R
×
×
  • Create New...