Khushi Posted July 19, 2018 Report Share Posted July 19, 2018 Hi Guys I have a scenario where I have an target module in SystemC-TLM2 with a tlm_target_socket. I developed a UVM based verification env to verify that SystemC-TLM2 model. In UVM test bench I have an initiator module which calls b_transport with some payload and in SystemC-TLM2 target side I have the implementation of b_transport. I can see the the payload reaching on systemc side but when I change the payload (e.g. data or address) in b_transport implementation, the changes are not reflected on UVM initiator after the b_transport call returns. I am not able to understand what is going wrong. Any help or guidance will be highly appreciated, I am using Cadence UVM-ML for this. Thanks Khushi Quote Link to comment Share on other sites More sharing options...
Join the conversation
You can post now and register later. If you have an account, sign in now to post with your account.
Note: Your post will require moderator approval before it will be visible.