Jump to content

UVM (IEEE 1800.2) - Methodology and BCL Forum

Use this forum for posting questions about the UVM (IEEE 1800.2) library and its application to verification environments.

47 topics in this forum

  1. Safe `uvm_object_string_pool`

    By JRDollar31,
    • 1 reply
    • 48 views

  2. UVM Phase Jump from run phase to final phase is not happening

    By Chirag,
    • 1 reply
    • 245 views

  3. Overlapping field of non conflicting access policy

    By ThomasB,
    • 1 reply
    • 1k views

  4. Warning-[RT-ISV] Ignoring seed value is triggered due to a bug in function uvm_create_random_seed()

    By Said Soboh,
    • 0 replies
    • 664 views

  5. Bit bashing through big endian 32-bit regmodel

    By Bas Arts,
    • 2 replies
    • 1.2k views

  6. UVM BCL - UVMLint

    By ajeetha,
    • 0 replies
    • 583 views

  7. (Bug?) uvm_reg_map get_size method ignores the n_bytes attribute

    By rtdk,
    • 2 replies
    • 685 views

  8. flush function of uvm_tlm_fifo class does not work as expected

    By JingWang,
    • 2 replies
    • 1.2k views

  9. uvm_mem_mam currently only supports allocation of <=4G size

    By Atravan,
    • 2 replies
    • 849 views

  10. pack_bytes

    By vennela,
    • 2 replies
    • 700 views

  11. uvm_pkg could not be bound.

    By howard,   
    • 0 replies
    • 1.4k views

  12. Unified Verification environment for bridges (UVM)

    By Houssam,   
    • 2 replies
    • 854 views

  13. Checker for write and read data unto register

    By M Prasanth,
    • 0 replies
    • 594 views

  14. Clarification needed on mix between bit bash sequence and single register write

    By Bas Arts,
    • 3 replies
    • 1.6k views

  15. check while adding multiple fields with same name in same register

    By piyunaffi,
    • 0 replies
    • 508 views

  16. uvm_reg_map::backdoor() issue when using .mirror task

    By yakirp,
    • 0 replies
    • 978 views

  17. No checking for size n and index idx in uvm_vreg.svh

    By kuchen,
    • 1 reply
    • 802 views

  18. Difference between uvm_reg_frontdoor_swq and uvm bit bash sequence

    By spat7172,   
    • 1 reply
    • 821 views

  19. Possible bug in uvm_create_random_seed()

    By jeff.schroeder,
    • 4 replies
    • 1.7k views

  20. 1800.2-2020-2.0 tackling backward compatibility

    By Mark Strickland,
    • 2 replies
    • 1.2k views

  21. uvm_reg_hw_reset_seq verifying reset value even though has_reset is 0

    By Kasper T,
    • 2 replies
    • 3.3k views

  22. UVM RAL for configuration

    By Amy98,
    • 1 reply
    • 834 views

  23. Removal of runtime phases in future UVM versions

    By Somasekhar,   
    • 1 reply
    • 1.2k views

  24. Uvm_reg::do_predict() in UVM (1800.2-2020-1.0) does not skip prediction if the status field is set to UVM_NOT_OK

    By salmantanvir,
    • 3 replies
    • 3k views

  25. Silent buffer overflow in uvm_packer

    By Rob Donnelly,
    • 2 replies
    • 1.2k views
×
×
  • Create New...