Jump to content

UVM (IEEE 1800.2) - Methodology and BCL Forum

Use this forum for posting questions about the UVM (IEEE 1800.2) library and its application to verification environments.

43 topics in this forum

  1. flush function of uvm_tlm_fifo class does not work as expected

    By JingWang,
    • 1 reply
    • 29 views

  2. uvm_mem_mam currently only supports allocation of <=4G size

    By Atravan,
    • 2 replies
    • 129 views

  3. pack_bytes

    By vennela,
    • 2 replies
    • 127 views

  4. uvm_pkg could not be bound.

    By howard,   
    • 0 replies
    • 153 views

  5. Bit bashing through big endian 32-bit regmodel

    By Bas Arts,
    • 0 replies
    • 140 views

  6. Unified Verification environment for bridges (UVM)

    By Houssam,   
    • 2 replies
    • 199 views

  7. Overlapping field of non conflicting access policy

    By ThomasB,
    • 0 replies
    • 106 views

  8. Checker for write and read data unto register

    By M Prasanth,
    • 0 replies
    • 148 views

  9. Clarification needed on mix between bit bash sequence and single register write

    By Bas Arts,
    • 3 replies
    • 512 views

  10. check while adding multiple fields with same name in same register

    By piyunaffi,
    • 0 replies
    • 112 views

  11. uvm_reg_map::backdoor() issue when using .mirror task

    By yakirp,
    • 0 replies
    • 242 views

  12. No checking for size n and index idx in uvm_vreg.svh

    By kuchen,
    • 1 reply
    • 292 views

  13. Difference between uvm_reg_frontdoor_swq and uvm bit bash sequence

    By spat7172,   
    • 1 reply
    • 330 views

  14. Possible bug in uvm_create_random_seed()

    By jeff.schroeder,
    • 4 replies
    • 1.1k views

  15. 1800.2-2020-2.0 tackling backward compatibility

    By Mark Strickland,
    • 2 replies
    • 494 views

  16. uvm_reg_hw_reset_seq verifying reset value even though has_reset is 0

    By Kasper T,
    • 2 replies
    • 1.6k views

  17. UVM RAL for configuration

    By Amy98,
    • 1 reply
    • 348 views

  18. Removal of runtime phases in future UVM versions

    By Somasekhar,   
    • 1 reply
    • 599 views

  19. Uvm_reg::do_predict() in UVM (1800.2-2020-1.0) does not skip prediction if the status field is set to UVM_NOT_OK

    By salmantanvir,
    • 3 replies
    • 1.6k views

  20. Silent buffer overflow in uvm_packer

    By Rob Donnelly,
    • 2 replies
    • 500 views

  21. Extending uvm_seq_item

    By uvm_learner,
    • 0 replies
    • 351 views

  22. Sideband signals along with DUT Configuration I/F

    By NeerajC,
    • 0 replies
    • 503 views

  23. uvm_reg_hw_reset_seq exclusions appear incorrect

    By Taylor,
    • 1 reply
    • 978 views

  24. Usage poll, part 1 (shared in DVCon Birds of a Feather)

    By Mark Strickland,
    • 1 reply
    • 712 views

  25. Usage poll, part 2 (shared in DVCon Birds of a Feather)

    By Mark Strickland,
    • 0 replies
    • 445 views
×
×
  • Create New...