Search the Community
Showing results for tags 'phases in uvm'.
Found 2 results
Phases in uvm
rahulkumarkhokher posted a topic in UVM SystemVerilog DiscussionsHi All, we use signature for build phase " build_phase(uvm_phase phase)", What is the use of "uvm_phase phase" in build_phase calling. Thanks, Rahul Kumar