Jump to content

Toggle Accellera Systems Initiative Accellera Systems Initiative

  Forum Stats Last Post Info


General information from Accellera Systems Initiative

  • 1 topics
  • 0 replies
Welcome! - last post by Admin


Announcements from Accellera Systems Initiative

  • 6 topics
  • 0 replies
IEEE P1800.2™ Standard for... - last post by Lynn Bannister

In the News

Press Releases and Media Coverage from Accellera Systems Initiative

  • 28 topics
  • 0 replies
Accellera Systems Initiativ... - last post by Admin

Toggle SystemC SystemC

  Forum Stats Last Post Info

SystemC Language

  • 522 topics
  • 1,833 replies
SystemC embedded boost comp... - last post by Roman Popov

SystemC AMS (Analog/Mixed-Signal)

  • 63 topics
  • 292 replies
Simulation Speed - last post by trev

SystemC TLM (Transaction-level Modeling)

  • 166 topics
  • 470 replies
Determining appropriate del... - last post by kuncikehidupan

SystemC Synthesizable Subset v1.4 Public Review

Use this forum to provide feedback on the SystemC Synthesizable Subset Version 1.4 draft. The review period has been extended to July 13, 2015.

  • 2 topics
  • 1 replies
Various comments - last post by Karthick Gururaj

SystemC Verification (UVM-SystemC, SCV)

  • 7 topics
  • 14 replies
uvm-systemc status ? - last post by brucezhan

Toggle UVM (Universal Verification Methodology) UVM (Universal Verification Methodology)

  Forum Stats Last Post Info

UVM 1.2 Public Review

Use this forum to provide feedback on the UVM 1.2 release. The review period will end October 1, 2014.

  • 28 topics
  • 64 replies
Inconsistency in descriptio... - last post by Tudor Timi

Methodology and BCL Forum

Use this forum for posting questions about the UVM library and its application to verification environments.

  • 889 topics
  • 2,808 replies
(Possible) Bug in uvm_mem - last post by sanjeevs

UVM SystemVerilog Discussions

Use this forum when your question is about SystemVerilog language issues in the context of UVM. These can be about how to use a language feature is user code with the UVM or about language usage inside the UVM BCL.

  • 404 topics
  • 1,005 replies
Test for suspend/resume ope... - last post by ljepson74

Simulator Specific Issues

Use this forum to discuss tool-specific usage and flow issues.

  • 155 topics
  • 424 replies
Anyone have experience usin... - last post by kirloy

UVM Commercial Announcements

Use this forum for announcements from UVM ecosystem solution providers including products, demos, videos, training, webinars, etc.

  • 63 topics
  • 47 replies
System Verilog, UVM trainin... - last post by Sumeru_VLSI_training

UVM Surveys

This forum is for the use of the Accellera UVM-WG to ask the UVM community for input. Therefore, all posts will be monitored.

  • 6 topics
  • 1 replies
Runtime synchronization sur... - last post by mbhaduri


  Forum Stats Last Post Info


IP-XACT general discussion.

  • 31 topics
  • 84 replies
common library files defini... - last post by johnteaton

Toggle IEEE 1735/IP Encryption IEEE 1735/IP Encryption

  Forum Stats Last Post Info


IEEE 1735/IP Encryption general discussion.

  • 4 topics
  • 1 replies
Grammar - last post by Dave Graubart

Toggle Commercial Announcements Commercial Announcements

  Forum Stats Last Post Info


In this forum, EDA companies may post information about events, videos, training, webinars, and other announcements.

  • 1 topics
  • 0 replies
Mediatek looking for Verifi... - last post by ron76

Recent Topics

  • 9,439 Total Posts
  • 6,939 Total Members
  • sakura93 Newest Member
  • 140 Most Online

35 users are online (in the past 15 minutes)

1 members, 34 guests, 0 anonymous users   (See full list)

Yahoo, Bing, Google, Nikhil