Jump to content

Toggle Accellera Systems Initiative Accellera Systems Initiative

  Forum Stats Last Post Info


General information from Accellera Systems Initiative

  • 1 topics
  • 0 replies
Welcome! - last post by Admin


Announcements from Accellera Systems Initiative

  • 4 topics
  • 0 replies
Accellera Day at DVCon - Mo... - last post by Admin

In the News

Press Releases and Media Coverage from Accellera Systems Initiative

  • 20 topics
  • 0 replies
Accellera Updates UVM Standard - last post by Admin

Toggle IEEE 1735/IP Encryption IEEE 1735/IP Encryption

  Forum Stats Last Post Info


IEEE 1735/IP Encryption general discussion.

  • 3 topics
  • 0 replies
sc_spawn - last post by Pravee


  Forum Stats Last Post Info


IP-XACT general discussion.

  • 7 topics
  • 30 replies
alternateGroup(s) Schema - last post by berndca

Toggle OCP (Open Core Protocol) OCP (Open Core Protocol)

  Forum Stats Last Post Info


OCP general discussion.

  • 3 topics
  • 4 replies
MDatalast signal behaviour... - last post by Scott

Toggle SystemC SystemC

  Forum Stats Last Post Info

SystemC Language

  • 352 topics
  • 1,253 replies
Overloading/ Registering sc... - last post by karandeep963

SystemC AMS (Analog/Mixed-Signal)

  • 33 topics
  • 182 replies
Analog data formats used - last post by Torsten Maehne

SystemC TLM (Transaction-level Modeling)

  • 129 topics
  • 355 replies
TLM extensions - last post by apfitch

Toggle UVM (Universal Verification Methodology) UVM (Universal Verification Methodology)

  Forum Stats Last Post Info

UVM 1.2 Public Review

Use this forum to provide feedback on the UVM 1.2 release. The review period will end October 1, 2014.

  • 10 topics
  • 40 replies
Problems with starting_phase - last post by jrefice

Methodology and BCL Forum

Use this forum for posting questions about the UVM library and its application to verification environments.

  • 761 topics
  • 2,360 replies
Using $display in UVM - last post by David Black

UVM SystemVerilog Discussions

Use this forum when your question is about SystemVerilog language issues in the context of UVM. These can be about how to use a language feature is user code with the UVM or about language usage inside the UVM BCL.

  • 362 topics
  • 879 replies
who can interpret use of so... - last post by uwes

Simulator Specific Issues

Use this forum to discuss tool-specific usage and flow issues.

  • 132 topics
  • 374 replies
UVM Register Assistant, No... - last post by apfitch

UVM Commercial Announcements

Use this forum for announcements from UVM ecosystem solution providers including products, demos, videos, training, webinars, etc.

  • 59 topics
  • 47 replies
UVM Online Training Batch s... - last post by Sumeru_VLSI_training

UVM Surveys

This forum is for the use of the Accellera UVM-WG to ask the UVM community for input. Therefore, all posts will be monitored.

  • 6 topics
  • 1 replies
Runtime synchronization sur... - last post by mbhaduri

Toggle Commercial Announcements Commercial Announcements

  Forum Stats Last Post Info


In this forum, EDA companies may post information about events, videos, training, webinars, and other announcements.

  • 0 topics
  • 0 replies
  • No posts to view

Recent Topics

Upcoming Calendar Events

  • 7,419 Total Posts
  • 4,828 Total Members
  • denisefb3 Newest Member
  • 60 Most Online

31 users are online (in the past 15 minutes)

0 members, 31 guests, 0 anonymous users   (See full list)

Google, Bing, Alexa