Jump to content

Toggle Accellera Systems Initiative Accellera Systems Initiative

  Forum Stats Last Post Info


General information from Accellera Systems Initiative

  • 1 topics
  • 0 replies
Welcome! - last post by Admin


Announcements from Accellera Systems Initiative

  • 9 topics
  • 1 replies
New Event - SystemC Evoluti... - last post by Lynn Bannister-Garibaldi

In the News

Press Releases and Media Coverage from Accellera Systems Initiative

  • 30 topics
  • 0 replies
Accellera Systems Initiativ... - last post by Admin

Toggle SystemC SystemC

  Forum Stats Last Post Info

SystemC Language

  • 583 topics
  • 2,048 replies
Compiling SystemC 2.3.1 on... - last post by apfitch

SystemC AMS (Analog/Mixed-Signal)

  • 68 topics
  • 309 replies
State Space Model yield inc... - last post by Martin Barnasconi

SystemC TLM (Transaction-level Modeling)

  • 182 topics
  • 513 replies
Accessing to a shared variable - last post by flashman

SystemC Synthesizable Subset v1.4 Public Review

Use this forum to provide feedback on the SystemC Synthesizable Subset Version 1.4 draft. The review period has been extended to July 13, 2015.

  • 2 topics
  • 1 replies
Various comments - last post by Karthick Gururaj

SystemC Verification (UVM-SystemC, SCV)

  • 14 topics
  • 44 replies
UVM-SystemC MACOSX make error - last post by masab_ahmad

Toggle UVM (Universal Verification Methodology) UVM (Universal Verification Methodology)

  Forum Stats Last Post Info

UVM 1.2 Public Review

Use this forum to provide feedback on the UVM 1.2 release. The review period will end October 1, 2014.

  • 34 topics
  • 66 replies
get_uvm_args - a typo in th... - last post by hevangel

Methodology and BCL Forum

Use this forum for posting questions about the UVM library and its application to verification environments.

  • 906 topics
  • 2,856 replies
UVM-REG Built-in Frontdoor... - last post by ben.delsol

UVM SystemVerilog Discussions

Use this forum when your question is about SystemVerilog language issues in the context of UVM. These can be about how to use a language feature is user code with the UVM or about language usage inside the UVM BCL.

  • 432 topics
  • 1,057 replies
real port mappping - last post by saket

Simulator Specific Issues

Use this forum to discuss tool-specific usage and flow issues.

  • 156 topics
  • 427 replies
VCS running multiple top mo... - last post by sri.cvcblr

UVM Commercial Announcements

Use this forum for announcements from UVM ecosystem solution providers including products, demos, videos, training, webinars, etc.

  • 64 topics
  • 48 replies
Advanced UVM Textbook Now A... - last post by bhunter1972

UVM Surveys

This forum is for the use of the Accellera UVM-WG to ask the UVM community for input. Therefore, all posts will be monitored.

  • 6 topics
  • 1 replies
Runtime synchronization sur... - last post by mbhaduri


  Forum Stats Last Post Info

IP-XACT Discussion

IP-XACT general discussion.

  • 45 topics
  • 94 replies
XML for Annex I.9 is not we... - last post by Tudor Timi

Toggle IEEE 1735/IP Encryption IEEE 1735/IP Encryption

  Forum Stats Last Post Info

IEEE 1735/IP Encryption Discussion

IEEE 1735/IP Encryption general discussion.

  • 6 topics
  • 2 replies
1735-2014 available as free... - last post by Dave Graubart

Toggle Commercial Announcements Commercial Announcements

  Forum Stats Last Post Info


In this forum, EDA companies may post information about events, videos, training, webinars, and other announcements.

  • 1 topics
  • 0 replies
Mediatek looking for Verifi... - last post by ron76

Recent Topics

  • 10,025 Total Posts
  • 7,729 Total Members
  • ghukle Newest Member
  • 140 Most Online

22 users are online (in the past 15 minutes)

0 members, 22 guests, 0 anonymous users   (See full list)

Bing, Yahoo, Google