Jump to content

Toggle Accellera Systems Initiative Accellera Systems Initiative

  Forum Stats Last Post Info


General information from Accellera Systems Initiative

  • 1 topics
  • 0 replies
Welcome! - last post by Admin


Announcements from Accellera Systems Initiative

  • 4 topics
  • 0 replies
Accellera Day at DVCon - Mo... - last post by Admin

In the News

Press Releases and Media Coverage from Accellera Systems Initiative

  • 26 topics
  • 0 replies
Justin Refice Receives Acce... - last post by Admin

Toggle IEEE 1735/IP Encryption IEEE 1735/IP Encryption

  Forum Stats Last Post Info


IEEE 1735/IP Encryption general discussion.

  • 3 topics
  • 0 replies
sc_spawn - last post by Pravee


  Forum Stats Last Post Info


IP-XACT general discussion.

  • 18 topics
  • 57 replies
IP-XACT best practices - last post by Erwin de Kock

Toggle OCP (Open Core Protocol) OCP (Open Core Protocol)

  Forum Stats Last Post Info


OCP general discussion.

  • 3 topics
  • 4 replies
MDatalast signal behaviour... - last post by Scott

Toggle SystemC SystemC

  Forum Stats Last Post Info

SystemC Language

  • 422 topics
  • 1,537 replies
SystemC using Visual Studio... - last post by David Black

SystemC AMS (Analog/Mixed-Signal)

  • 53 topics
  • 250 replies
Dynamic TDF implementation - last post by Martin Barnasconi

SystemC TLM (Transaction-level Modeling)

  • 147 topics
  • 411 replies
non bloking transport - last post by ravi_vadi

SystemC Synthesizable Subset v1.4 Public Review

Use this forum to provide feedback on the SystemC Synthesizable Subset Version 1.4 draft. The review period will end May 11, 2015.

  • 1 topics
  • 0 replies
Welcome to the Public Revie... - last post by Andres Takach

Toggle UVM (Universal Verification Methodology) UVM (Universal Verification Methodology)

  Forum Stats Last Post Info

UVM 1.2 Public Review

Use this forum to provide feedback on the UVM 1.2 release. The review period will end October 1, 2014.

  • 25 topics
  • 58 replies
Getting field names of a pa... - last post by uwes

Methodology and BCL Forum

Use this forum for posting questions about the UVM library and its application to verification environments.

  • 830 topics
  • 2,619 replies
sequence DUT synchronization - last post by ejo

UVM SystemVerilog Discussions

Use this forum when your question is about SystemVerilog language issues in the context of UVM. These can be about how to use a language feature is user code with the UVM or about language usage inside the UVM BCL.

  • 370 topics
  • 914 replies
Problems creating objects i... - last post by dave_59

Simulator Specific Issues

Use this forum to discuss tool-specific usage and flow issues.

  • 141 topics
  • 399 replies
Assertion system tasks erro... - last post by David Black

UVM Commercial Announcements

Use this forum for announcements from UVM ecosystem solution providers including products, demos, videos, training, webinars, etc.

  • 61 topics
  • 47 replies
You have a need for speed.... - last post by Adam Sherilog

UVM Surveys

This forum is for the use of the Accellera UVM-WG to ask the UVM community for input. Therefore, all posts will be monitored.

  • 6 topics
  • 1 replies
Runtime synchronization sur... - last post by mbhaduri

Toggle Commercial Announcements Commercial Announcements

  Forum Stats Last Post Info


In this forum, EDA companies may post information about events, videos, training, webinars, and other announcements.

  • 1 topics
  • 0 replies
Mediatek looking for Verifi... - last post by ron76

Recent Topics

  • 8,422 Total Posts
  • 5,747 Total Members
  • apeled Newest Member
  • 68 Most Online

23 users are online (in the past 15 minutes)

1 members, 22 guests, 0 anonymous users   (See full list)

Yahoo, Google, Bing, apfitch