Jump to content

Toggle Accellera Systems Initiative Accellera Systems Initiative

  Forum Stats Last Post Info

Information

General information from Accellera Systems Initiative

  • 1 topics
  • 0 replies
Welcome! - last post by Admin

Announcements

Announcements from Accellera Systems Initiative

  • 4 topics
  • 0 replies
Accellera Day at DVCon - Mo... - last post by Admin

In the News

Press Releases and Media Coverage from Accellera Systems Initiative

  • 20 topics
  • 0 replies
Accellera Updates UVM Standard - last post by Admin

Toggle IEEE 1735/IP Encryption IEEE 1735/IP Encryption

  Forum Stats Last Post Info

Discussion

IEEE 1735/IP Encryption general discussion.

  • 3 topics
  • 0 replies
sc_spawn - last post by Pravee

Toggle IP-XACT IP-XACT

  Forum Stats Last Post Info

Discussion

IP-XACT general discussion.

  • 11 topics
  • 44 replies
Array of registers - last post by Mark Noll

Toggle OCP (Open Core Protocol) OCP (Open Core Protocol)

  Forum Stats Last Post Info

Discussion

OCP general discussion.

  • 3 topics
  • 4 replies
MDatalast signal behaviour... - last post by Scott

Toggle SystemC SystemC

  Forum Stats Last Post Info

SystemC Language

  • 375 topics
  • 1,344 replies
Why is length() not a stati... - last post by Philipp A. Hartmann

SystemC AMS (Analog/Mixed-Signal)

  • 38 topics
  • 204 replies
Analog data formats used - last post by Torsten Maehne

SystemC TLM (Transaction-level Modeling)

  • 135 topics
  • 378 replies
ambiguous binding for sc_ex... - last post by Matteo

Toggle UVM (Universal Verification Methodology) UVM (Universal Verification Methodology)

  Forum Stats Last Post Info

UVM 1.2 Public Review

Use this forum to provide feedback on the UVM 1.2 release. The review period will end October 1, 2014.

  • 17 topics
  • 46 replies
Issues while migrating from... - last post by uwes

Methodology and BCL Forum

Use this forum for posting questions about the UVM library and its application to verification environments.

  • 777 topics
  • 2,411 replies
FATAL UVMREG register write... - last post by cliffc

UVM SystemVerilog Discussions

Use this forum when your question is about SystemVerilog language issues in the context of UVM. These can be about how to use a language feature is user code with the UVM or about language usage inside the UVM BCL.

  • 373 topics
  • 925 replies
uvm_send is blocked even af... - last post by Tudor Timi

Simulator Specific Issues

Use this forum to discuss tool-specific usage and flow issues.

  • 134 topics
  • 378 replies
Unable to load the implicit... - last post by uwes

UVM Commercial Announcements

Use this forum for announcements from UVM ecosystem solution providers including products, demos, videos, training, webinars, etc.

  • 60 topics
  • 47 replies
Learn UVM online! Next onli... - last post by Sumeru_VLSI_training

UVM Surveys

This forum is for the use of the Accellera UVM-WG to ask the UVM community for input. Therefore, all posts will be monitored.

  • 6 topics
  • 1 replies
Runtime synchronization sur... - last post by mbhaduri

Toggle Commercial Announcements Commercial Announcements

  Forum Stats Last Post Info

Announcements

In this forum, EDA companies may post information about events, videos, training, webinars, and other announcements.

  • 1 topics
  • 0 replies
Mediatek looking for Verifi... - last post by ron76

Recent Topics

Upcoming Calendar Events

 
  • 7,752 Total Posts
  • 5,114 Total Members
  • nakhter Newest Member
  • 68 Most Online

25 users are online (in the past 15 minutes)

0 members, 25 guests, 0 anonymous users   (See full list)


Bing, Google