Jump to content

Toggle Accellera Systems Initiative Accellera Systems Initiative

  Forum Stats Last Post Info


General information from Accellera Systems Initiative

  • 1 topics
  • 0 replies
Welcome! - last post by Admin


Announcements from Accellera Systems Initiative

  • 5 topics
  • 0 replies
Accellera Web Site Migration - last post by Lynn Bannister

In the News

Press Releases and Media Coverage from Accellera Systems Initiative

  • 28 topics
  • 0 replies
DVCon: The Imitation Game - last post by Admin

Toggle IEEE 1735/IP Encryption IEEE 1735/IP Encryption

  Forum Stats Last Post Info


IEEE 1735/IP Encryption general discussion.

  • 4 topics
  • 0 replies
Grammar - last post by amal.khailtash


  Forum Stats Last Post Info


IP-XACT general discussion.

  • 20 topics
  • 61 replies
Passing parameters via hier... - last post by fredmorton

Toggle OCP (Open Core Protocol) OCP (Open Core Protocol)

  Forum Stats Last Post Info


OCP general discussion.

  • 3 topics
  • 4 replies
MDatalast signal behaviour... - last post by Scott

Toggle SystemC SystemC

  Forum Stats Last Post Info

SystemC Language

  • 431 topics
  • 1,571 replies
Best Practice to Synchroniz... - last post by sdressler

SystemC AMS (Analog/Mixed-Signal)

  • 54 topics
  • 252 replies
DAC modelling - last post by dakupoto

SystemC TLM (Transaction-level Modeling)

  • 152 topics
  • 416 replies
[GDB] Unable to access debu... - last post by Philipp A. Hartmann

SystemC Synthesizable Subset v1.4 Public Review

Use this forum to provide feedback on the SystemC Synthesizable Subset Version 1.4 draft. The review period will end May 11, 2015.

  • 1 topics
  • 1 replies
Welcome to the Public Revie... - last post by Roman Popov

Toggle UVM (Universal Verification Methodology) UVM (Universal Verification Methodology)

  Forum Stats Last Post Info

UVM 1.2 Public Review

Use this forum to provide feedback on the UVM 1.2 release. The review period will end October 1, 2014.

  • 25 topics
  • 58 replies
Getting field names of a pa... - last post by uwes

Methodology and BCL Forum

Use this forum for posting questions about the UVM library and its application to verification environments.

  • 840 topics
  • 2,652 replies
uvm_reg adapter (bus2reg) i... - last post by Tudor Timi

UVM SystemVerilog Discussions

Use this forum when your question is about SystemVerilog language issues in the context of UVM. These can be about how to use a language feature is user code with the UVM or about language usage inside the UVM BCL.

  • 371 topics
  • 918 replies
CodingStyle: handle name vs... - last post by uwes

Simulator Specific Issues

Use this forum to discuss tool-specific usage and flow issues.

  • 144 topics
  • 407 replies
UVM_REG: Simulation perform... - last post by uwes

UVM Commercial Announcements

Use this forum for announcements from UVM ecosystem solution providers including products, demos, videos, training, webinars, etc.

  • 61 topics
  • 47 replies
You have a need for speed.... - last post by Adam Sherilog

UVM Surveys

This forum is for the use of the Accellera UVM-WG to ask the UVM community for input. Therefore, all posts will be monitored.

  • 6 topics
  • 1 replies
Runtime synchronization sur... - last post by mbhaduri

Toggle Commercial Announcements Commercial Announcements

  Forum Stats Last Post Info


In this forum, EDA companies may post information about events, videos, training, webinars, and other announcements.

  • 1 topics
  • 0 replies
Mediatek looking for Verifi... - last post by ron76

Recent Topics

  • 8,548 Total Posts
  • 5,827 Total Members
  • oshikb Newest Member
  • 68 Most Online

19 users are online (in the past 15 minutes)

2 members, 17 guests, 0 anonymous users   (See full list)

Bing, Google, sdressler, Yahoo, Jonyc