Jump to content

Toggle Accellera Systems Initiative Accellera Systems Initiative

  Forum Stats Last Post Info

Information

General information from Accellera Systems Initiative

  • 1 topics
  • 0 replies
Welcome! - last post by Admin

Announcements

Announcements from Accellera Systems Initiative

  • 4 topics
  • 0 replies
Accellera Day at DVCon - Mo... - last post by Admin

In the News

Press Releases and Media Coverage from Accellera Systems Initiative

  • 20 topics
  • 0 replies
Accellera Updates UVM Standard - last post by Admin

Toggle IEEE 1735/IP Encryption IEEE 1735/IP Encryption

  Forum Stats Last Post Info

Discussion

IEEE 1735/IP Encryption general discussion.

  • 3 topics
  • 0 replies
sc_spawn - last post by Pravee

Toggle IP-XACT IP-XACT

  Forum Stats Last Post Info

Discussion

IP-XACT general discussion.

  • 9 topics
  • 38 replies
Capturing register implemen... - last post by weber

Toggle OCP (Open Core Protocol) OCP (Open Core Protocol)

  Forum Stats Last Post Info

Discussion

OCP general discussion.

  • 3 topics
  • 4 replies
MDatalast signal behaviour... - last post by Scott

Toggle SystemC SystemC

  Forum Stats Last Post Info

SystemC Language

  • 365 topics
  • 1,292 replies
Static order of execution f... - last post by Karthick Gururaj

SystemC AMS (Analog/Mixed-Signal)

  • 34 topics
  • 185 replies
Embedding SystemC-AMS into... - last post by Kevin.Cameron

SystemC TLM (Transaction-level Modeling)

  • 132 topics
  • 368 replies
simple_initiator_socket wit... - last post by Ralph Görgen

Toggle UVM (Universal Verification Methodology) UVM (Universal Verification Methodology)

  Forum Stats Last Post Info

UVM 1.2 Public Review

Use this forum to provide feedback on the UVM 1.2 release. The review period will end October 1, 2014.

  • 13 topics
  • 43 replies
Issues with method uvm_sequ... - last post by jrefice

Methodology and BCL Forum

Use this forum for posting questions about the UVM library and its application to verification environments.

  • 769 topics
  • 2,392 replies
how to start working with uvm - last post by swathi92

UVM SystemVerilog Discussions

Use this forum when your question is about SystemVerilog language issues in the context of UVM. These can be about how to use a language feature is user code with the UVM or about language usage inside the UVM BCL.

  • 367 topics
  • 899 replies
uvm_tlm_analysis_fifo issue - last post by karandeep963

Simulator Specific Issues

Use this forum to discuss tool-specific usage and flow issues.

  • 133 topics
  • 375 replies
Can I detect UVM generated... - last post by leapoo

UVM Commercial Announcements

Use this forum for announcements from UVM ecosystem solution providers including products, demos, videos, training, webinars, etc.

  • 60 topics
  • 47 replies
Learn UVM online! Next onli... - last post by Sumeru_VLSI_training

UVM Surveys

This forum is for the use of the Accellera UVM-WG to ask the UVM community for input. Therefore, all posts will be monitored.

  • 6 topics
  • 1 replies
Runtime synchronization sur... - last post by mbhaduri

Toggle Commercial Announcements Commercial Announcements

  Forum Stats Last Post Info

Announcements

In this forum, EDA companies may post information about events, videos, training, webinars, and other announcements.

  • 0 topics
  • 0 replies
  • No posts to view

Recent Topics

Upcoming Calendar Events

 
  • 7,575 Total Posts
  • 4,944 Total Members
  • miserTen Newest Member
  • 68 Most Online

31 users are online (in the past 15 minutes)

0 members, 31 guests, 0 anonymous users   (See full list)


Google, Bing, Yahoo