Jump to content

Toggle Accellera Systems Initiative Accellera Systems Initiative

  Forum Stats Last Post Info

Information

General information from Accellera Systems Initiative

  • 1 topics
  • 0 replies
Welcome! - last post by Admin

Announcements

Announcements from Accellera Systems Initiative

  • 7 topics
  • 0 replies
DVCon India - Call for Abst... - last post by Lynn Bannister

In the News

Press Releases and Media Coverage from Accellera Systems Initiative

  • 28 topics
  • 0 replies
Accellera Systems Initiativ... - last post by Admin

Toggle SystemC SystemC

  Forum Stats Last Post Info

SystemC Language

  • 535 topics
  • 1,888 replies
binding issue - last post by apfitch

SystemC AMS (Analog/Mixed-Signal)

  • 63 topics
  • 292 replies
Simulation Speed - last post by trev

SystemC TLM (Transaction-level Modeling)

  • 172 topics
  • 483 replies
Modelling of external event... - last post by CbrSystemC

SystemC Synthesizable Subset v1.4 Public Review

Use this forum to provide feedback on the SystemC Synthesizable Subset Version 1.4 draft. The review period has been extended to July 13, 2015.

  • 2 topics
  • 1 replies
Various comments - last post by Karthick Gururaj

SystemC Verification (UVM-SystemC, SCV)

  • 9 topics
  • 24 replies
systemc testbench cosimulat... - last post by Ralph Görgen

Toggle UVM (Universal Verification Methodology) UVM (Universal Verification Methodology)

  Forum Stats Last Post Info

UVM 1.2 Public Review

Use this forum to provide feedback on the UVM 1.2 release. The review period will end October 1, 2014.

  • 31 topics
  • 66 replies
Bug in uvm_sequencer_base::... - last post by bhunter1972

Methodology and BCL Forum

Use this forum for posting questions about the UVM library and its application to verification environments.

  • 895 topics
  • 2,825 replies
Guideline of using uvm obje... - last post by joniale

UVM SystemVerilog Discussions

Use this forum when your question is about SystemVerilog language issues in the context of UVM. These can be about how to use a language feature is user code with the UVM or about language usage inside the UVM BCL.

  • 416 topics
  • 1,033 replies
When should we use uvm export - last post by bhunter1972

Simulator Specific Issues

Use this forum to discuss tool-specific usage and flow issues.

  • 156 topics
  • 427 replies
VCS running multiple top mo... - last post by sri.cvcblr

UVM Commercial Announcements

Use this forum for announcements from UVM ecosystem solution providers including products, demos, videos, training, webinars, etc.

  • 64 topics
  • 47 replies
Advanced UVM Textbook Now A... - last post by bhunter1972

UVM Surveys

This forum is for the use of the Accellera UVM-WG to ask the UVM community for input. Therefore, all posts will be monitored.

  • 6 topics
  • 1 replies
Runtime synchronization sur... - last post by mbhaduri

Toggle IP-XACT IP-XACT

  Forum Stats Last Post Info

Discussion

IP-XACT general discussion.

  • 32 topics
  • 89 replies
IP-XACT missing file types - last post by olofk

Toggle IEEE 1735/IP Encryption IEEE 1735/IP Encryption

  Forum Stats Last Post Info

Discussion

IEEE 1735/IP Encryption general discussion.

  • 4 topics
  • 1 replies
Grammar - last post by Dave Graubart

Toggle Commercial Announcements Commercial Announcements

  Forum Stats Last Post Info

Announcements

In this forum, EDA companies may post information about events, videos, training, webinars, and other announcements.

  • 1 topics
  • 0 replies
Mediatek looking for Verifi... - last post by ron76

Recent Topics

 
  • 9,618 Total Posts
  • 7,271 Total Members
  • MagnoliaHo Newest Member
  • 140 Most Online

27 users are online (in the past 15 minutes)

1 members, 26 guests, 0 anonymous users   (See full list)


Google, awise_micron, Yahoo, Bing