Jump to content

Toggle Accellera Systems Initiative Accellera Systems Initiative

  Forum Stats Last Post Info


General information from Accellera Systems Initiative

  • 1 topics
  • 0 replies
Welcome! - last post by Admin


Announcements from Accellera Systems Initiative

  • 4 topics
  • 0 replies
Accellera Day at DVCon - Mo... - last post by Admin

In the News

Press Releases and Media Coverage from Accellera Systems Initiative

  • 12 topics
  • 0 replies
EDA and IP Standards Highli... - last post by Admin

Toggle IEEE 1735/IP Encryption IEEE 1735/IP Encryption

  Forum Stats Last Post Info


IEEE 1735/IP Encryption general discussion.

  • 2 topics
  • 0 replies
hierarchical bind - last post by SystemC


  Forum Stats Last Post Info


IP-XACT general discussion.

  • 3 topics
  • 21 replies
IP-XACT syntax - last post by mignotn

Toggle OCP (Open Core Protocol) OCP (Open Core Protocol)

  Forum Stats Last Post Info


OCP general discussion.

  • 3 topics
  • 4 replies
MDatalast signal behaviour... - last post by Scott

Toggle SystemC SystemC

  Forum Stats Last Post Info

SystemC Language

  • 307 topics
  • 1,098 replies
creating register model ? - last post by dakupoto

SystemC AMS (Analog/Mixed-Signal)

  • 28 topics
  • 164 replies
Analog data formats used - last post by Torsten Maehne

SystemC TLM (Transaction-level Modeling)

  • 100 topics
  • 283 replies
TLM2 extending  tlm::tlm_fw... - last post by rahuljn

Toggle UVM (Universal Verification Methodology) UVM (Universal Verification Methodology)

  Forum Stats Last Post Info

Methodology and BCL Forum

Use this forum for posting questions about the UVM library and its application to verification environments.

  • 736 topics
  • 2,265 replies
+uvm_set_default_sequence u... - last post by vishnuprasanthv

UVM SystemVerilog Discussions

Use this forum when your question is about SystemVerilog language issues in the context of UVM. These can be about how to use a language feature is user code with the UVM or about language usage inside the UVM BCL.

  • 335 topics
  • 802 replies
How can I upgrade all `uvm_... - last post by ljepson74

Simulator Specific Issues

Use this forum to discuss tool-specific usage and flow issues.

  • 126 topics
  • 359 replies
Recursive generation of uvm... - last post by tarun

UVM Commercial Announcements

Use this forum for announcements from UVM ecosystem solution providers including products, demos, videos, training, webinars, etc.

  • 56 topics
  • 44 replies
UVM support in the DVT IDE - last post by cristian_amiq

UVM Surveys

This forum is for the use of the Accellera UVM-WG to ask the UVM community for input. Therefore, all posts will be monitored.

  • 6 topics
  • 1 replies
Runtime synchronization sur... - last post by mbhaduri

Toggle Commercial Announcements Commercial Announcements

  Forum Stats Last Post Info


In this forum, EDA companies may post information about events, videos, training, webinars, and other announcements.

  • 0 topics
  • 0 replies
  • No posts to view

Upcoming Calendar Events

  • 6,772 Total Posts
  • 4,318 Total Members
  • rahuljn Newest Member
  • 60 Most Online

26 users are online (in the past 15 minutes)

1 members, 25 guests, 0 anonymous users   (See full list)

Bing, Google, APadgett