mrforever Posted October 11, 2012 Report Share Posted October 11, 2012 Does uvm support multiple inheritance ? Quote Link to comment Share on other sites More sharing options...
uwes Posted October 11, 2012 Report Share Posted October 11, 2012 sv does not support it Quote Link to comment Share on other sites More sharing options...
mrforever Posted October 11, 2012 Author Report Share Posted October 11, 2012 thanks very much Quote Link to comment Share on other sites More sharing options...
dave_59 Posted October 11, 2012 Report Share Posted October 11, 2012 The SystemVerilog 1800-2012 LRM, which just finished ballot approval and awaits final IEEE approval expected by the end of this year, adds support for multiple inheritance in a style similar to Java's multiple interface inheritance. Unfortunately, this comes too late to be used by the existing UVM base class library. However, the end user's code can take advantage of it and hopefully new features added to the UVM will be able to take advantage of it as well. Quote Link to comment Share on other sites More sharing options...
Recommended Posts
Join the conversation
You can post now and register later. If you have an account, sign in now to post with your account.
Note: Your post will require moderator approval before it will be visible.