pradeey Posted November 27, 2012 Report Share Posted November 27, 2012 Hi, Can I have few test bench components following OVM methodology and few others compliant to UVM under a single test bench hierarchcy (provided there is no interaction required between the OVM and UVM components) ? Is is possible to get such hierarchy compiled without any errors and simulate without any issues? Did anyone try this? Please advise. Thanks in advance, Pradeep H Quote Link to comment Share on other sites More sharing options...
dave_59 Posted November 27, 2012 Report Share Posted November 27, 2012 As soon as you ask for a single testbench hierarchy, that implies testbench interaction like phasing and end-of-test. That cannot be done without converting the OVM components to UVM first. If you can keep the components in two separate testbench hierarchies and never have any code that imports both OVM and UVM in the same scope, that can be done. You will have to call ovm_pkg::run_test() and uvm_pkg::run_test() separately as well. Quote Link to comment Share on other sites More sharing options...
Recommended Posts
Join the conversation
You can post now and register later. If you have an account, sign in now to post with your account.
Note: Your post will require moderator approval before it will be visible.