[UVM REG] The issue of backdoor read immediately after write(frontdoor)

[Roman]

In one case, DUT slave control sends complete response on bus but the data didn't arrive at the register internal DUT. the real data update to register need more time .

but the bus2reg will update the register model at once.

If we make backdoor read or backdoor mirror immediately after write(frontdoor) , the data will be old (the checking will fail).

besides wait for some clock cycles or wait for some signals toggle after calling write() ,

How to make sure the real write complete after write() method returned in this case?

the wait for some clock cycles will be unexpected.

The way of polling something will eat the performance.

[uwes]

hi,

you could create a combined operation

1. write frontdoor first

2. using the custom backdoor you could wait upon the change (wait_for_change)

3. once the change passed you read via the backdoor and check

/uwe

[Roman]

Thanks Uwe