jsmith125x Posted February 11, 2014 Report Share Posted February 11, 2014 Hi, Is there similar in SystemC like last_value attribute in VHDL? I have a sc_logic signal and I'd like to determine a real negedge (1->0) but not from (X->0). How to do that? Quote Link to comment Share on other sites More sharing options...
Join the conversation
You can post now and register later. If you have an account, sign in now to post with your account.
Note: Your post will require moderator approval before it will be visible.