Hany Salah Posted December 25, 2013 Report Share Posted December 25, 2013 SA... the following lines are extracted from UVM user manual : class get_consumer extends uvm_component; uvm_blocking_get_port #(simple_trans) get_port; // the first line is understood to be class declaration as extension from uvm_component class. // I can't understand the 2nd line ,, could anyone here help me ? Quote Link to comment Share on other sites More sharing options...
kansagaratushar Posted January 2, 2014 Report Share Posted January 2, 2014 HI, It indicates TLM port declaration, Here "uvm_blocking_get_port" is TLM and used to communicate with other block. "Simple_trans" is data type of communication. get_port is substantiation, For more Details Refer http://testbench.in/UT_13_UVM_TLM_1.html Hany Salah 1 Quote Link to comment Share on other sites More sharing options...
Hany Salah Posted January 24, 2014 Author Report Share Posted January 24, 2014 Thanks a lot I got it Quote Link to comment Share on other sites More sharing options...
Recommended Posts
Join the conversation
You can post now and register later. If you have an account, sign in now to post with your account.
Note: Your post will require moderator approval before it will be visible.