qinhailiang Posted December 20, 2013 Report Share Posted December 20, 2013 Hi, all I fond the function uvm_report_error is called in uvm_object.svh when I read the UVM-1.1d source code, but the file uvm_object.svh is compiled before the file uvm_globals.svh in the file base.svh. Would you please tell me what is wrong with it? Thanks a lot in advanced! Best Regards QIN Quote Link to comment Share on other sites More sharing options...
dave_59 Posted December 20, 2013 Report Share Posted December 20, 2013 In Verilog, functions/tasks do not need to be defined before they are called. Only data types and variables need to be defined before use. Quote Link to comment Share on other sites More sharing options...
qinhailiang Posted December 20, 2013 Author Report Share Posted December 20, 2013 Thanks Dave_59 for your reply！ BR QIN Quote Link to comment Share on other sites More sharing options...
Recommended Posts
Join the conversation
You can post now and register later. If you have an account, sign in now to post with your account.
Note: Your post will require moderator approval before it will be visible.