Jump to content

Recommended Posts

Your question itself is confusing and needs to be expounded upon.

If the question is:

Can SystemVerilog or UVM be used to verify a system containing an eXtensible Host Controller interface (xHCI) that contains both hardware and software?

then the answer is yes, but how to do that is  left to your hands. The solution is non-trivial and will require some architecting and careful thought.

It is possible/likely that others have already done this, but Accellera does not track such design specific issues. You may wish to talk with EDA vendors (e.g., Synopsys, Cadence, Siemens EDA) to see if they can sell you such a solution.

 

 

 

Link to comment
Share on other sites

Join the conversation

You can post now and register later. If you have an account, sign in now to post with your account.
Note: Your post will require moderator approval before it will be visible.

Guest
Reply to this topic...

×   Pasted as rich text.   Paste as plain text instead

  Only 75 emoji are allowed.

×   Your link has been automatically embedded.   Display as a link instead

×   Your previous content has been restored.   Clear editor

×   You cannot paste images directly. Upload or insert images from URL.

 Share

×
×
  • Create New...