Jump to content

virtual sequece or virtual sequencer

Recommended Posts

Hi Shail,

For example :

One DUT which is including the AHB master port, Apb slave port(for register accessing), Physical PAD port (for the specific protocol).

On block level:

in virtual sequencer, you may need at least three seqr(ahb_s_seqr, apb_m_seqr, phy_driver_seqr)

in virtual sequence , you may create multiple Scenario testcases here.

On the Soc level:

Your DUT will be integrated into the system bus(ahb,apb,axi , etc)

for virtual sequencer.

ahb_s_seqr will be replaced by real memory controller(DDR or RAM ...) with the specific Memory model.

APB is commonly translated from AXI/AHB to apb Fabric, ARM(Supposed you choose the ARM) UVC will drive all registers' accessing. ARM seqr(or other module which could access the register, for example DAP port, test port......, you also need create such seqrs in Soc) will take this working in SOC

So ahb_s_seqr and apb_m_seqr will be removed when creating Soc_vseqr.

The phy_driver_seqr will be kept in Soc_vseqr.

For virtual sequence.

On the Soc level, you may create more complex Scenario which is included more DUTs.

So you could reuse the module level's virtual sequence concept into Soc level virtual sequence concept via layering sequence concept.

At last, you need create reusable system cfg object to make “knobs” in Tb building or layering sequences.

Then you will make vertical reuse happen.

Edited by Roman
Link to comment
Share on other sites

Join the conversation

You can post now and register later. If you have an account, sign in now to post with your account.
Note: Your post will require moderator approval before it will be visible.

Reply to this topic...

×   Pasted as rich text.   Paste as plain text instead

  Only 75 emoji are allowed.

×   Your link has been automatically embedded.   Display as a link instead

×   Your previous content has been restored.   Clear editor

×   You cannot paste images directly. Upload or insert images from URL.

  • Create New...