roginski Posted May 31, 2011 Report Share Posted May 31, 2011 I'm switching from Vera to SystemVerilog/UVM. Vera had a handy function called vera_crc that calculated crc's. What do SystemVerilog folks use? Thanks, -K Quote Link to comment Share on other sites More sharing options...
Join the conversation
You can post now and register later. If you have an account, sign in now to post with your account.
Note: Your post will require moderator approval before it will be visible.