Jump to content

What's the meaning of this 'process' in uvm_root.svh?

Recommended Posts

process is a class and is part of the SystemVerilog language, not UVM/OVM, therefore you need to refer to the SV LRM for a definition.

For example, IEEE-1800-2007 section 11.9 Fine-Grain Process Control

A process is a built-in class that allows one process to access and control another process once it has started. Users can declare variables of type process and safely pass them through tasks or incorporate them into other objects. The prototype for the process class is as follows:

class process;
  static function process self();
  function state status();
  function void kill();
  task await();
  function void suspend();
  task resume();
Link to comment
Share on other sites

The process class is part of the SystemVerilog language. You're unlikely to find source code for the implementation. It's probably vendor-specific anyway. The SV LRM should provide enough description of the methods of the process class for you to use it.

Link to comment
Share on other sites

Join the conversation

You can post now and register later. If you have an account, sign in now to post with your account.
Note: Your post will require moderator approval before it will be visible.

Reply to this topic...

×   Pasted as rich text.   Paste as plain text instead

  Only 75 emoji are allowed.

×   Your link has been automatically embedded.   Display as a link instead

×   Your previous content has been restored.   Clear editor

×   You cannot paste images directly. Upload or insert images from URL.

  • Create New...