Jump to content

Example for simple memory blocks


Recommended Posts


I would like to study access times on a combination of memories, and instead of verilog, I think it can be interesting to run a SystemC model.

For my study, I would like to have the IOs as a parameter and the addresses (= number of words).

However, I am bit confused where to start with the definition of SC_MODULE.

How would I declare the address and data bus, sc_in<bool> is a single signal, how to declare the bus with N signals?

How would it be possible to have latency of the memory as a parameter for modelling the access time?


Link to comment
Share on other sites

Addresses and data should be modelled as sc_uint<WIDTH> since this forms one signal carrying events. Having a (sc_)vector creates n-signals with n events which adds simulation overhead. It should look like:

sc_core::sc_signal<sc_dt::sc_uint<32>> data_i;

The latency setting can either be set as a constructor argument or a SystemC CCI parameter.

Link to comment
Share on other sites

Join the conversation

You can post now and register later. If you have an account, sign in now to post with your account.
Note: Your post will require moderator approval before it will be visible.

Reply to this topic...

×   Pasted as rich text.   Paste as plain text instead

  Only 75 emoji are allowed.

×   Your link has been automatically embedded.   Display as a link instead

×   Your previous content has been restored.   Clear editor

×   You cannot paste images directly. Upload or insert images from URL.

  • Create New...