Jump to content

Integrating SystemC with UVM SystemVerilog Webinar

Recommended Posts

Just a quick reminder, Cadence will host a webinar today describing the integration of SystemC with UVM SystemVerilog. This is a technical webinar describing the requirements for such an integration and the solution available to meet many of those requirements. Phu Huynh will walk through the solution and an example as part of the webinar.


=Adam Sherer, Cadence

Link to comment
Share on other sites

Join the conversation

You can post now and register later. If you have an account, sign in now to post with your account.
Note: Your post will require moderator approval before it will be visible.

Reply to this topic...

×   Pasted as rich text.   Paste as plain text instead

  Only 75 emoji are allowed.

×   Your link has been automatically embedded.   Display as a link instead

×   Your previous content has been restored.   Clear editor

×   You cannot paste images directly. Upload or insert images from URL.

  • Create New...