Adam Sherilog Posted October 20, 2011 Report Share Posted October 20, 2011 Just a quick reminder, Cadence will host a webinar today describing the integration of SystemC with UVM SystemVerilog. This is a technical webinar describing the requirements for such an integration and the solution available to meet many of those requirements. Phu Huynh will walk through the solution and an example as part of the webinar. http://www.cadence.com/cadence/events/Pages/event.aspx?eventid=558 =Adam Sherer, Cadence Quote Link to comment Share on other sites More sharing options...
Join the conversation
You can post now and register later. If you have an account, sign in now to post with your account.
Note: Your post will require moderator approval before it will be visible.