Jump to content
thmani

Integratinc specman eVC in systemC test bench

Recommended Posts

Hi All,

I need help in integrating specman eVC in systemC based TB.

Does anyone know how to do this?

 

Also please let me know how to control specman eVC sequence from systemC testcase?

 

Note: I am using incisive tools for systemC TB compilations and simulation.

 

Thanks in advance.

Mani

Share this post


Link to post
Share on other sites

The standardization of SCV and UVM-SystemC in Accellera do not cover integration of eVC.

 

I suggest you ask your EDA tool supplier on the capabilities to support this, since you need to have an simulator supporting the e language (IEEE1647). A possible solution could be UVM-ML :

http://forums.accellera.org/files/file/65-uvm-ml-open-architecture/

Share this post


Link to post
Share on other sites

Join the conversation

You can post now and register later. If you have an account, sign in now to post with your account.
Note: Your post will require moderator approval before it will be visible.

Guest
Reply to this topic...

×   Pasted as rich text.   Paste as plain text instead

  Only 75 emoji are allowed.

×   Your link has been automatically embedded.   Display as a link instead

×   Your previous content has been restored.   Clear editor

×   You cannot paste images directly. Upload or insert images from URL.


×
×
  • Create New...