Jump to content


  • Content Count

  • Joined

  • Last visited

  1. Hi All, Any idea how to use UVM to generate a pre-load files using constrained random method for SoC verification. Is it OK to have an UVM agent for this purpose which does not require any sequencer? The idea here is to verify CPU execution which is based the flash pre-load file. Thanks Mani
  2. Hi All, I need help in integrating specman eVC in systemC based TB. Does anyone know how to do this? Also please let me know how to control specman eVC sequence from systemC testcase? Note: I am using incisive tools for systemC TB compilations and simulation. Thanks in advance. Mani
  • Create New...