Jump to content

Anyone using UVM with SystemC ?

Recommended Posts


Anyone using SystemVerilog UVM with SystemC ?

We have our reference models in SystemC, these models have fifo and other components. Basically they work in blocking put port way.

I would like to know how the other uvm users are mixing System Verilog with System C ?

I know of two options, using DPI-SC and ml_uvm, and unfortunately none of them are standards.



Link to comment
Share on other sites

Join the conversation

You can post now and register later. If you have an account, sign in now to post with your account.
Note: Your post will require moderator approval before it will be visible.

Reply to this topic...

×   Pasted as rich text.   Paste as plain text instead

  Only 75 emoji are allowed.

×   Your link has been automatically embedded.   Display as a link instead

×   Your previous content has been restored.   Clear editor

×   You cannot paste images directly. Upload or insert images from URL.

  • Create New...