Jump to content


Recommended Posts

UVM1.0 has an ubus example. One of the test has the following code.

Instead of using set_config_string, we need to use uvm_config_db ..

We do this in the build phase of this test class. How come we need to use "sequencer.run_phase", instead of "sequencer.build_phase" ?

// Read Modify Write Read Test

class test_read_modify_write extends ubus_example_base_test;


function new(string name = "test_read_modify_write", uvm_component parent=null);


endfunction : new

virtual function void build_phase(uvm_phase phase);










// Create the tb



endfunction : build_phase

endclass : test_read_modify_write

Link to comment
Share on other sites


the ::set operation sets the default sequence (the one which is automatically started) for a particular phase. so basically you "configure" during build_phase() that a particular sequence should automatically run in the "run_phase()". btw the build_phase() is not a run_time phase and would therefore not execute any sequences.

Link to comment
Share on other sites

Join the conversation

You can post now and register later. If you have an account, sign in now to post with your account.
Note: Your post will require moderator approval before it will be visible.

Reply to this topic...

×   Pasted as rich text.   Paste as plain text instead

  Only 75 emoji are allowed.

×   Your link has been automatically embedded.   Display as a link instead

×   Your previous content has been restored.   Clear editor

×   You cannot paste images directly. Upload or insert images from URL.

  • Create New...