Jump to content

DAC modelling

Recommended Posts

A DAC is basically bits in, and analog value (represented as a double) out. Depending on the data type you use as the input, bit-by-bit (bool, or sc_logic) or a bit vector (sc_bv or as a sc_uinit), you need to take these bits, make a bit vector of your favourite size, and make an double value from this.

You might need a multi-rate input port (sca_tdf::sca_de::sca_in if you connect to a plain SystemC digital model or sca_tdf::sca_in when your DAC input is connected to another TDF model). In a for-loop you can grab the individual bits and create the bit vector, and you can use the to_double method, which is supported by most SystemC data types, to write the double value to a TDF output port.

Link to comment
Share on other sites

Which is the best/ simplest way to model a DAC in Systemc-ams?? 

Hello Sir,

There are some very simple DAC designs around. For example:

)a) Summing amplifier  -- a operational amplifier summing amplifier(R/2^nR) DAC n - number of bits

(B) Variation on summing amplifier - R/2R DAC

These are so simple that a high level simulation is not necessary, Just use good old SPICE.

Link to comment
Share on other sites

Join the conversation

You can post now and register later. If you have an account, sign in now to post with your account.
Note: Your post will require moderator approval before it will be visible.

Reply to this topic...

×   Pasted as rich text.   Paste as plain text instead

  Only 75 emoji are allowed.

×   Your link has been automatically embedded.   Display as a link instead

×   Your previous content has been restored.   Clear editor

×   You cannot paste images directly. Upload or insert images from URL.

  • Create New...