Muds Posted February 24, 2011 Report Share Posted February 24, 2011 Hi, We have a testbench in System Verilog which is uRM based. Please let me know if UVM supports module based metholdology? Is possible to convert from uRM to UVM with minimal changes?. Thanks Muds. Quote Link to comment Share on other sites More sharing options...
Join the conversation
You can post now and register later. If you have an account, sign in now to post with your account.
Note: Your post will require moderator approval before it will be visible.