Hi,
Thanks for the reply.
I have a C++ reference model to be used in UVM Environment.
MY approach was to wrap/call the C++ model in System C and connect it to System Verilog using ML_CONNECT.
the C++ model looks like this
void ex_top (int size, complex<double>* data_in, complex<double> * data_out))
{
};