swathi92 Posted October 29, 2014 Report Share Posted October 29, 2014 suppose my design is having fifos,counters and logic for some complex algorithm. using uvm i can create agents to test signals in interfaces. how to verify internal fifos using uvm environment? do i need to verify seperately? Quote Link to comment Share on other sites More sharing options...
Join the conversation
You can post now and register later. If you have an account, sign in now to post with your account.
Note: Your post will require moderator approval before it will be visible.