Jump to content

VHDL entity in UVM

Recommended Posts

  • 1 year later...

The same way you are doing it without UVM. I'm using a SV wrapper around the VHDL DUT for interface connection. This wrapper will be used in the testbench toplevel. Also the wrapper is perfectly suited to place all cross module references needed by the testbench.

vhdlan -work work vhdl_dut.vhd
vlogan -v2k -sverilog sv_wrapper_dut.sv
vcs -debug_pp -R my_sv_toplevel
Link to comment
Share on other sites

Join the conversation

You can post now and register later. If you have an account, sign in now to post with your account.
Note: Your post will require moderator approval before it will be visible.

Reply to this topic...

×   Pasted as rich text.   Paste as plain text instead

  Only 75 emoji are allowed.

×   Your link has been automatically embedded.   Display as a link instead

×   Your previous content has been restored.   Clear editor

×   You cannot paste images directly. Upload or insert images from URL.

  • Create New...