Jump to content

How to import a VHDL constant in system verilog

Recommended Posts



the sv lrm requires to have these things declared in sv itself. there can be no explicit or implicit dependencies to definitions outside of the sv lrm world (well apart from dpi). if your simulator vendor supports the use of symbols from outside of the sv domain like vhdl then its a private extension, with a private semantic and with private functionality. 


a much better route in my mind is 


(A) translate the vhdl constant package/file to a sv constant package/file via a translator/generator or

(B) describe the constants in a language independent format and generate VHDL and SV from this common source.


both paths are simple, vendor independent, lrm compatible 




Link to comment
Share on other sites

Join the conversation

You can post now and register later. If you have an account, sign in now to post with your account.
Note: Your post will require moderator approval before it will be visible.

Reply to this topic...

×   Pasted as rich text.   Paste as plain text instead

  Only 75 emoji are allowed.

×   Your link has been automatically embedded.   Display as a link instead

×   Your previous content has been restored.   Clear editor

×   You cannot paste images directly. Upload or insert images from URL.

  • Create New...