Jump to content

Recommended Posts

Posted

Absolutely yes, SystemC models can be verified by UVM-SV (and also integrated with UVM testbenches).

Cadence recommends doing this with the enhancements provided by UVM-ML.

You can see a general overview on this and more in previous Cadence webinars here:

1. UVM SystemVerilog in a Multi-Language SoC World: UVM-ML Webinar

Overview in: http://www.cadence.com/Community/blogs/fv/archive/2012/10/11/uvm-systemverilog-in-a-multi-language-soc-world-uvm-ml-webinar.

Archived in: http://www.cadence.com/cadence/events/Pages/event.aspx?eventid=686

2. Bringing SystemC and C/C++ Models into UVM

Overview in: http://www.cadence.com/Community/blogs/ii/archive/2011/11/07/archived-webinar-bringing-systemc-and-c-c-models-into-uvm.aspx

Archived in: http://www.cadence.com/cadence/events/Pages/event.aspx?eventid=558

You can find more information in contributions available on UVMworld:

3. The enabling library: UVM-ML Version 1.1:

http://www.uvmworld.org/contributions-details.php?id=98&keywords=UVM_ML

4. An elaborate usage example: UVM Reference Flow Version 1.1:

http://www.uvmworld.org/contributions-details.php?id=105&keywords=UVM_Reference_Flow_Version_1.1

Guy

Join the conversation

You can post now and register later. If you have an account, sign in now to post with your account.
Note: Your post will require moderator approval before it will be visible.

Guest
Reply to this topic...

×   Pasted as rich text.   Paste as plain text instead

  Only 75 emoji are allowed.

×   Your link has been automatically embedded.   Display as a link instead

×   Your previous content has been restored.   Clear editor

×   You cannot paste images directly. Upload or insert images from URL.

×
×
  • Create New...