assign bit type to logic type

[ssingh]

I am doing design and verification with systemverilog. My UVM environment has all input data arrays in sequence item as of type 'bit'. My design uses the type 'logic'. It is allowed in systemverilog to assign bit type to logic type and vice versa. But I still get the error:

Connection type 'bit[15:0]$[5569:0]' is incompatible with 'reg[15:0]$[5569:0]' for port (input_row_1): Array elems. must both be 2-state or 4-state.

Why does this happen?

[sri.cvcblr]

See: http://www.cvcblr.com/blog/?p=697 '> http://www.cvcblr.com/blog/?p=697

Srini