Jump to content

assign bit type to logic type


Recommended Posts

I am doing design and verification with systemverilog. My UVM environment has all input data arrays in sequence item as of type 'bit'. My design uses the type 'logic'. It is allowed in systemverilog to assign bit type to logic type and vice versa. But I still get the error:

Connection type 'bit[15:0]$[5569:0]' is incompatible with 'reg[15:0]$[5569:0]' for port (input_row_1): Array elems. must both be 2-state or 4-state.

Why does this happen?

Link to comment
Share on other sites

Join the conversation

You can post now and register later. If you have an account, sign in now to post with your account.
Note: Your post will require moderator approval before it will be visible.

Reply to this topic...

×   Pasted as rich text.   Paste as plain text instead

  Only 75 emoji are allowed.

×   Your link has been automatically embedded.   Display as a link instead

×   Your previous content has been restored.   Clear editor

×   You cannot paste images directly. Upload or insert images from URL.

  • Create New...