Jump to content

Recommended Posts

Posted

Hi all

I'm trying create a simple mechanism for checking the functionality of a DUT with CRC, that maybe can also be used to other scenarios that require forcing a signal.

What do you think is the best approach in order to create a reusable environment? I'm thinking of 2 ways to achieve this:

1) using the "uvm_hdl_force" function - forcing the signal through VPI. The benefits are it is very simple, and and it can be reusable if you use the config_db to pass the sting type hdl path.

2) using a virtual interface - This approach requires more code, but you can have better performances in runtimes (vpi requires special compilation flags)

Do you have other suggestions? Which do you think is better?

Thanks a lot!

Dudi

Join the conversation

You can post now and register later. If you have an account, sign in now to post with your account.
Note: Your post will require moderator approval before it will be visible.

Guest
Reply to this topic...

×   Pasted as rich text.   Paste as plain text instead

  Only 75 emoji are allowed.

×   Your link has been automatically embedded.   Display as a link instead

×   Your previous content has been restored.   Clear editor

×   You cannot paste images directly. Upload or insert images from URL.

×
×
  • Create New...