Jump to content

Z80 RTL+SystemC Interactive Co-Simulation


goodkook

Recommended Posts

Z80 RTL+SystemC Interactive Co-Simulation

SystemC is C++. That means "Can Do Any Thing." I made interactive co-simulation environment. I made this Co-Sim environment as an example to teach college students "What can do with SystemC. It is C++, Not just another HDL." at Kyunghee University, Korea.

1. RTL Simulator: QuestaSim Starter FPGA Edition (intel)
2. C++ Compiler: VisualStudio 2022 Community Edition
3. Z80 RTL: https://github.com/Time0o/z80-verilog
4. Monitor: https://sites.google.com/site/ericmklaus/projects-1/z80minisystem
5. SystemC/C++: I made followings,
    - Memory model
    - Peripheral model
    - Windows' Pipe IPC(inter-process communication) is used for interaction between RTL simulator and Terminal.

See following moving GIF:
Z80_RTL_SC_Co-Sim.gif

 

Kook (goodkook@gmail.com)

 

Link to comment
Share on other sites

  • goodkook changed the title to Z80 RTL+SystemC Interactive Co-Simulation

Join the conversation

You can post now and register later. If you have an account, sign in now to post with your account.
Note: Your post will require moderator approval before it will be visible.

Guest
Reply to this topic...

×   Pasted as rich text.   Paste as plain text instead

  Only 75 emoji are allowed.

×   Your link has been automatically embedded.   Display as a link instead

×   Your previous content has been restored.   Clear editor

×   You cannot paste images directly. Upload or insert images from URL.

×
×
  • Create New...