Jump to content

"UVM - Now of Never?" Doulos Solutions Workshop at DAC 49

Recommended Posts

Date: Wednesday June 6

Time: 12.00pm - 1.30pm

Venue: Moscone Center, San Francisco (DAC)

Room: East Mezzanine Level, Room 220

Doulos CTO John Aynsley will highlight the reasons why you should (or in a few cases should not) be adopting UVM right now, and explain how using SystemVerilog with UVM to create your test benches differs from using Verilog or VHDL.

He will explore some of the practicalities of migrating to UVM from other methodologies, discuss using UVM alongside C/SystemC reference models, and introduce register modeling using the UVM register layer.

Find out more and register here:


First 50 registrations will receive a copy of the UVM Golden Reference Guide

Edited by Doulos
Link to comment
Share on other sites

Join the conversation

You can post now and register later. If you have an account, sign in now to post with your account.
Note: Your post will require moderator approval before it will be visible.

Reply to this topic...

×   Pasted as rich text.   Paste as plain text instead

  Only 75 emoji are allowed.

×   Your link has been automatically embedded.   Display as a link instead

×   Your previous content has been restored.   Clear editor

×   You cannot paste images directly. Upload or insert images from URL.

  • Create New...