aelms Posted May 22, 2018 Report Share Posted May 22, 2018 The usage section of the factory documentation recommends a specific pattern for creating components parameterized by typehttps://verificationacademy.com/verification-methodology-reference/uvm/docs_1.2/html/files/base/uvm_factory-svh.html#uvm_default_factory.Usage However, uvm_sequence_item::type_name is not defined. Therefore defining a type based on the uvm_sequence_item, following this recommendation will result in a compilation error. I have put together an example illustrating this: https://www.edaplayground.com/x/3N_9 Parameterization on uvm_sequence_item is one example, I would suggest that parameterization on base classes is allowed and they have type_name defined. Quote Link to comment Share on other sites More sharing options...
Join the conversation
You can post now and register later. If you have an account, sign in now to post with your account.
Note: Your post will require moderator approval before it will be visible.