Jump to content

UVM register access with multiple masters to same register model


Recommended Posts

Hi,

We have single register space and 3 masters can accessing that space. 

I want all the masters to access those registers parallely. What can be the best possible way to do it.

Currently, I have to select one at compilation time. 

 

Thanks

 

Link to post
Share on other sites

You need to provide more detail.

Like, why do you currently have to select one at compilation time?

What exactly do you mean by parallel access? Do you have 3 separate physical interfaces which can simultaneously access the same register?

Or as often the case, do you have 3 masters which can all access the same registers via a fabric and a single physical interface to the registers?

What are you using for your register model? RAL ( uvm_reg ) ?

Link to post
Share on other sites

Archived

This topic is now archived and is closed to further replies.

×
×
  • Create New...