susharmas Posted April 19, 2016 Report Share Posted April 19, 2016 Hello Sir, Can you please guide me how to connect the SystemC RTL model and UVM testbench. Please help in this regard. Regards Sunil S. Quote Link to comment Share on other sites More sharing options...
Join the conversation
You can post now and register later. If you have an account, sign in now to post with your account.
Note: Your post will require moderator approval before it will be visible.