tunnu Posted May 28, 2011 Report Share Posted May 28, 2011 I want to abstract the CPU with a virtual model which receives register read/write sequences from the virtual sequencer and generates bus transactions. Please note CPU is two or three levels down in the RTL hierarchy. Any idea how i can do this? Thanks. Quote Link to comment Share on other sites More sharing options...
Recommended Posts
Join the conversation
You can post now and register later. If you have an account, sign in now to post with your account.
Note: Your post will require moderator approval before it will be visible.