Jump to content

CPU virtual model

Recommended Posts

I want to abstract the CPU with a virtual model which receives register read/write sequences from the virtual sequencer and generates bus transactions.

Please note CPU is two or three levels down in the RTL hierarchy.

Any idea how i can do this?


Link to comment
Share on other sites

Join the conversation

You can post now and register later. If you have an account, sign in now to post with your account.
Note: Your post will require moderator approval before it will be visible.

Reply to this topic...

×   Pasted as rich text.   Paste as plain text instead

  Only 75 emoji are allowed.

×   Your link has been automatically embedded.   Display as a link instead

×   Your previous content has been restored.   Clear editor

×   You cannot paste images directly. Upload or insert images from URL.

  • Create New...