srinivaspudu Posted March 10, 2011 Report Share Posted March 10, 2011 Is there a way to use a Vera models or Vera tasks inside a UVM env in VCS? Do we have to code everything again in systemverilog? Quote Link to comment Share on other sites More sharing options...
Join the conversation
You can post now and register later. If you have an account, sign in now to post with your account.
Note: Your post will require moderator approval before it will be visible.