amitk3553 Posted January 28, 2014 Report Share Posted January 28, 2014 I had developed some model(Predictor) in System Verilog in UVM testbench. So Could i use something from existing model into development of SystemC model? Quote Link to comment Share on other sites More sharing options...
Join the conversation
You can post now and register later. If you have an account, sign in now to post with your account.
Note: Your post will require moderator approval before it will be visible.