Jump to content

modeling with register


Recommended Posts

What kind of model?

I'd probably just download a VHDL or Verilog model from Opencores...



Hi Alan,


i wish to do modellng of an IP in systemC and TLM but i am not sure whether  should model

the register map(a dedicated code for all the register used in IP) also ....

IF yes then how would the register map be modelled in systemC and TLM keeping in mind

some of them are read only/ write only , R/w or one shot ....



Mohit Negi

Link to comment
Share on other sites

Hi Mohit,

  there's no standardisation of that (unlike UVM where there's the Register Layer).


For your first question, it depends what the model is for. If you need to share it with software developers, it would make sense to include a memory map and registers, as that is what the software developer expects to see. If the model is completely functional / algorithmic, then you don't need a memory map.


Regarding modeling registers, it's the kind of thing that's available in proprietary tools, but I can't think of a non-proprietary modelling solution - perhaps someone else can propose something?


In TLM2, all data is transferred as an array of char, so if you want to treat it as accessing particular registers or fields, you'd have to model that yourself. I'll have a quick search on the internet, I'm sure other people must have done things like that,




Link to comment
Share on other sites

Join the conversation

You can post now and register later. If you have an account, sign in now to post with your account.
Note: Your post will require moderator approval before it will be visible.

Reply to this topic...

×   Pasted as rich text.   Paste as plain text instead

  Only 75 emoji are allowed.

×   Your link has been automatically embedded.   Display as a link instead

×   Your previous content has been restored.   Clear editor

×   You cannot paste images directly. Upload or insert images from URL.

  • Create New...