Jump to content
jstahl

uvm-systemc status ?

Recommended Posts

Hi,

 

I'm very interested in trying out uvm-systemc and heard it would be

available on Github this summer. I was wondering if someone could

let me know the current status ?

 

Thanks,

Jon

 

Share this post


Link to post
Share on other sites

The Accellera SystemC Verification Working Group is working hard to make a stable release of the UVM-SystemC library and Language Reference Manual.

Standardization of the API is still ongoing and there are still changes proposed to both library as well as LRM. As soon as things are getting stable, we will consider releasing it. Timing will be defined by the Accellera VWG.

Share this post


Link to post
Share on other sites

Hi,

 

there are two packages available to play around,  UVM_ML_OA  from Cadence

 

http://forums.accellera.org/files/file/65-uvm-ml-open-architecture/

 

and UVMC from Mentor,

 

https://verificationacademy.com/verification-methodology-reference/uvmc-2.3.0/docs/html/files/docs/OVERVIEW-txt.html

 

I have tried both and both are quite similar, but I would start with the Mentor  solution ,it is better docmented

Cheers

And have fun!!!

Angel

Share this post


Link to post
Share on other sites

Hi Roman,

 

that's true. The part is already removed as we didn't make it until end of last week for various reasons. However, currently we are trying hard to release it by end of this week now.

Share this post


Link to post
Share on other sites

Hi Roman,

 

that's true. The part is already removed as we didn't make it until end of last week for various reasons. However, currently we are trying hard to release it by end of this week now.

 

Thank you for update Stephan!

Share this post


Link to post
Share on other sites

What is the current status of the UVM-SystemC implementation of the Register Abstraction Layer (RAL), and constrained randomization? The preview release notes indicate that these are not complete. What are the estimated dates for completion of these very important pieces of the UVM?

Share this post


Link to post
Share on other sites

This is work-in-progress in the Accellera SystemC Verification Working Group. Too difficult to give any estimations on availability, but I suggest to watch for the announcements around Accellera's DVCon events planned later this year.

Accellera member companies are encouraged to join the working groups to help in the creation, testing and debug of these important functionalities.

Share this post


Link to post
Share on other sites

Create an account or sign in to comment

You need to be a member in order to leave a comment

Create an account

Sign up for a new account in our community. It's easy!

Register a new account

Sign in

Already have an account? Sign in here.

Sign In Now

×