Jump to content

Cadence Reset Example and Package 1

uwes
 Share

About This File

A small package illustrating a method to perform

UVC resets in UVM without phasing interaction.

The package includes 4 examples and documentation showing the package in action

/uwe

What's New in Version 1   See changelog

Released

  • initial upload
 Share
Previous File UVM-Ref-Flow - SoC kit originally from Cadence, modified to work with VCS, Questa & IUS
Next File UVM Register Model Generator

User Feedback

Recommended Comments

nikhilguhagarkar

Hi

 

I m using virtual sequencer which has 3 child sequecers-sequences pair. Do i have to add the logic for reset_hadler in all the sequencers including vir_sequencer?

 

I tried doing this, but getting this error for all the sequencers

[Connection Error] connection count of 0 does not meet required minimum of 1

 

How can i fix this?

 

Thank You

Nikhil Guhagarkar

Link to comment
Share on other sites

Join the conversation

You can post now and register later. If you have an account, sign in now to post with your account.
Note: Your post will require moderator approval before it will be visible.

Guest
Add a comment...

×   Pasted as rich text.   Paste as plain text instead

  Only 75 emoji are allowed.

×   Your link has been automatically embedded.   Display as a link instead

×   Your previous content has been restored.   Clear editor

×   You cannot paste images directly. Upload or insert images from URL.

×
×
×
  • Create New...